# **University of Mumbai**

#### **Examinations Summer 2022**

Program: Electronics and Telecommunication Engineering

Curriculum Scheme: Rev2019 Examination: SE Semester III

Course Code: ECC302 and Course Name: Electronic Devices and Circuits

Time: 2 hour 30 minutes Max. Marks: 80

Q1.	Choose the correct option for following questions. All the Questions are compulsory and carry equal marks	
1.	The reverse saturation current of a transistor increases with the increase of temperature at the rate of:	
Option A:	doubles in value for every 1°C increase in temperature	
Option B:	doubles in value for every 25°C increase in temperature	
Option C:	doubles in value for every 10°C increase in temperature	
Option D:	quadruples in value for every 100°C increase in temperature	
2.	Calculate the voltage across R_L. V_i = 9 V, V_Z = 3 V, R=6.8 KOhms, R_L=2.2 KOhms	
Option A:	13V22 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	
Option B:	2.2 V 3 5 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	
Option C:	9V 7 7 4 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	
Option D:	4.4V 707858888888	
	For a JFET self bias circuit, if the source resistance is increased keeping all other parameters constant, what is the effect on the operating point?	
Option A:	Can't change Source resistance	
Option B:	Remains same	
Option C:	It moves towards ID = IDSS, VGS = 0	
Option D:	It moves towards $ID = 0$ , $VGS = VP$	
45	Adding a Resistor between emitter of BJT and Ground terminal of a CE BJT amplifier	
Option A:	Decreases the stability of the amplifier	
Option B:	Improves the stability of the amplifier	
Option C:	Increases the Gain of the amplifier	
Option D:	Has no effect	
5.5.5.5.5.5.5.5.5.5.5.5.5.5.5.5.5.5.5.	To operate as an amplifier, BJT and MOSFET should operate in&regions respectively	
Option A:	Active and Saturation	

Option B:	Saturation and linear	
Option C:	Cutoff and Linear	
Option D:	Saturation and Cutoff	
•		
6.	For the fixed bias circuit shown, calculate the small signal input impedance, Zi in Ohms. Beta=120. R_B=240K $\Omega$ , R_C=1.2K $\Omega$ , V_CC = 12 V, V_BE = 0.7 V,	
	9 Vcc 3 3 3 3 5 5 5 5 5 5	
	$R_{c} \not \downarrow I_{c} \qquad \qquad$	
	$\begin{array}{c c}  & ac & a$	
	\$2,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8	
Option A:	1.2 KOhm	
Option B:	240 Kohm	
Option C:	551 ohm	
Option D:	1 KOhm	
7.	High cutoff frequency of an amplifier depends on	
Option A:	Output Coupling capacitor	
Option B:	bypass capacitor	
Option C:	Input Coupling capacitor	
Option D:	Parasitic capacitor	
8.	For a direct coupled amplifier, if f_H = 200 KHz then calculate the bandwidth of the amplifier.	
Option A:	1 KHZ TO SEE SEE SEE SEE SEE SEE SEE SEE SEE SE	
Option B:	100 KHz	
Option C:	200 KHz	
Option D:	400 KHz	
\$ 5 <b>9</b> \$ \$ 5	If output is measured between two collectors of transistors, then the Differential	
	amplifier with two input signal is said to be configured as	
Option A:	Dual Input Balanced Output	
Option B:	Dual Input Unbalanced Output	
Option C:	Single Input Balanced Output	
Option D:	Single Input Unbalanced Output	
10.	Power amplifier directly amplifies	
Option A:	Voltage of signal but not Current	
Option B:	Current of the signal but not Voltage	
Option C:	Power of the signal but not Voltage and Current	
	Voltage, Current and Power of the signal	

Q2.	Solve any Two Questions out of Three 10 marks each	
A	Determine the following for the network given below Fig. 1  Voltage gain, Current gain, input impedance and output impedance $ \begin{array}{cccccccccccccccccccccccccccccccccc$	
В	With neat diagram derive the efficiency of transformer coupled class –A power amplifier? State its uses.	
С	Explain construction and working of n-channel E-MOSFET with output characteristics	

A \$350		
	Solve any Two	5 marks each
i, Vot A	For a Class B amplifier providing an 18 V peak signal to a 20 $\Omega$ load (Speaker) and a power supply of VCC = 20 V, determine the output power, input power and efficiency.	
NO ii NOS	Why should be Rc as large as possible in design	n of CE amplifier?
	Explain Zener diode as a voltage regulator.	•
$\mathbf{B}^{N}$	Solve any One	10 marks each

••	
ii.	For the circuit shown in Fig. 3, the transistor parameter are $V_{BE}$ (on) = 0.7
	$V, \beta = 200, VA = \infty,$
	i. Derive the expression for lower cutoff frequency due to input
	coupling capacitor.
	ii. Determine lower cut-off frequency and voltage gain
	10V & & & & & & & & & & & & & & & & & & &
	\$20K \$1K
	47.45
	0.1K 47.4F
	Ø ₹2.2K €0.1K
	7 32 30 33 35
	+ + E
	Fig.35 9 JANASE

<b>Q4</b>	Solve any Two	10 marks each
A	Explain the operation of a Differential and differential input signals. Also explain CN	A 1 A 1 () ( A 2 A 2 A 3 A 4 A 4 A 4 A 4 A 4 A 4 A 4 A 4 A 4
B	Determine $f_L, f_H, f_T$ .  Property of the second	MRR. $D = 12V$ $C_{2.7K}$ $C_{2}$ $C_{3}$
	9 9 8 8 8 8 1 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	, L - 100nm, od = (1)
	$C_{gd} = 2 \text{ pF},  C_{gs} = 4 \text{ pF},  C_{ds} = 6 \text{ pF}$	0.5 pF, $C_{W_i} = 5$ pF, $C_{W_o} = 6$ pF

Design a voltage divider bias circuit operating at  $(V_{CEQ} = 12 \text{ V}, I_{CQ} = 2 \text{ mA})$  for  $S(I_{CO}) \le 5$ . Given:  $\beta = 100$ ,  $V_{CC} = 20$ 

# **University of Mumbai**

### **Examinations Summer 2022**

Time: 2 hour 30 minutes Max. Marks: 80

Q1.	Choose the correct option for following questions. All the Questions are compulsory and carry equal marks	
1.	Which of the following gates is known as Universal Gate?	
Option A:	XOR SERVICE STATES OF THE SERVICE STATES OF	
Option B:	NOT SERVICE STATE OF	
Option C:		
Option D:	NAND	
2.	a—————————————————————————————————————	
	If Y is the output for the above figure, determine the output expression for the	
	given logic diagram.	
Option A:	Y=AB XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	
Option B:	Y=A'B'	
Option C:	Y=A+B	
Option D:	Y=A\theta B	
	227488XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	
3.	Which of the following law is not correct?	
Option A:		
Option B:	A+A=A	
Option C:	AA=A	
Option D:	A+A'=0	
SONTO	\$\tilde{\	
4.78	Which of the following is NOT considered for forming groups in K-map?	
Option A:	Rolling	
Option B:	Diagonal	
Option C:	Vertical	
Option D:	Horizontal	
5.5	Which of the following is not an example of sequential circuit?	
Option A:	Flip flop	
Option B:	Counter	
Option C:	Magnitude Comparator	
Option D:	Shift Register	
(V & 6, 0 ) 1	2's complement representation of 23 is .	
Option A:	1101000	
Option B:	1101001	
Option C:	1100100	
Option D:	1100100	
Option D.	1. TIOIO	

7.	Ais composed of a group of flip flops to store a group of bits.
Option A:	Counter
Option B:	Decoder
Option C:	Demultiplexer
Option D:	Register
8.	Shift register application includes
Option A:	Ring counter
Option B:	Decade counter
Option C:	Bounce elimination switch
Option D:	BCD to 7-segment decoder
	\$\text{2}\text
9.	Which of the following is true about PAL?
Option A:	Both OR & AND array are programmable.
Option B:	AND array is programmable & OR array is fixed.
Option C:	AND array is fixed & OR array is programmable.
Option D:	Both OR & AND array are fixed.
	\$\circ\$\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
10.	A declaration of a module's inputs and outputs in VHDL is
Option A:	VHDL entity
Option B:	VHDL architecture
Option C:	VHDL Interface
Option D:	VHDL Conceptual Model
	\$\times_4\times_5\time

Q2	Solve any Four out of Six 5 marks each	
(20 Marks)		
A	Perform the given conversion, (FBE6) $_{\rm H}$ = (?) $_{10}$ = (?) $_2$ = (?) $_8$	
В	What are universal gates? Why they are called universal gates? Justify with example.	
C	Write basic laws for Boolean algebra.	
D	Give Comparison for TTL and CMOS logic families.	
E	Compare decoder and demultiple xer.	
F	List different types of flip-flops with their characteristic equations.	

Q3 (20 Marks)	Solve any Two Questions out of Three 10 marks each	
A	Get the minimal expression using Quine McClusky method for the following logic function: $f(A,B,C,D) = \Sigma m (1, 3, 5, 8, 9, 11, 15) + d(2,13)$	
B	Design & implement 4-bit Binary to Gray code converter.	
	What is modulus of a digital counter? Design a synchronous counter with irregular binary count sequence 127. Use JK flips flop.	

Q4 (20 Marks)	Please delete the instruction s	shown in front of every sub question
ACCA ACCA	Solve any Two	5 marks each

i.	Convert D flip flop to T flip flop	
ii.	Write a VHDL code for 4:1 MUX.	
iii.	Give classification of semiconductor memories and explain about DRAM in	
	brief.	
В	Solve any One 10 marks each	
i.	Draw the block diagram of BCD adder using IC 7483 and show with example	
	the addition of two BCD numbers	

### **University of Mumbai**

### **Examinations Summer 2022**

#### **Program: Electronics and Telecommunication Engineering**

Curriculum Scheme: Rev-2019 Examination: SE Semester III

Course Code: ECC304 and Course Name: Network Theory


Time: 2 hour 30 minutes

Max. Marks: 80

Q1.	Choose the correct option for following questions. All the Questions are compulsory and carry equal marks		
1.	According maximum power transfer theorem which of the following option is true?		
Option A:	Rth < Rl		
Option B:	Rth > Rl		
Option C:	Rth = R1		
Option D:	Rth = 0		
2.	Which Of the following is property of Positive Real Function?		
Option A:	The poles and zeros of a positive real function cannot have positive real parts		
Option B:	Only simple poles with real negative residues can exist on the jw-axis		
Option C:	The poles and zeros of a positive real function can have positive real parts		
Option D:	The sum of two positive real functions is not a positive real.		
3.	Which of the following is the Transfer Impedance function?		
Option A:	V1 / V2		
Option B:	12 / V1		
Option C:	12/11 (25/25/25/25/25/25/25/25/25/25/25/25/25/2		
Option D:	V1 / I2 - C C C C C C C C C C C C C C C C C C		
•	25 7 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6		
4.	Find the voltage across capacitor and current $i(t)$ at $t = 0^+$ respectively.		
	1 may 10 % of the second supplies that the second supplies the sec		
	S 8 5		
.9	1 δ / 20 Ω		
,	3		
200	30 V = 20 \		
333			
000	\$ 10 Ω Τ 1 μ Γ		
\$ 500 m			
6014200			
Option A:	0V,-1A		
Option B:	30V, -1A		
Option C:	30V, 0A		
Option D:	0V, 0A		
00005.000	Find the equivalent inductance of given network.		
12 2 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	1 H		
12 12 10 0 V	£		
	0.5 H 1 H		
	1H 2H 5H		
	-000 -000 -000 -		
Option A:	10 H		
Option B:	12H		
Option C:	13 H		
Option D:	15 H		
6	Which of the following property satisfies the symmetrical criteria of two port network?		
97 4 4 8 7 V	1		

	* * * * * * * * * * * * * * * * * * *			
Option A:	h11 h22 - h12 h21 = 1			
Option B:	AD-BC=1			
Option C:	Z11 Z22 -Z12 Z21 = 1			
Option D:	Y21= Y12			
7.	The reduced incidence matrix is given below, find the total number of possible trees.			
	$A = \left\{ \begin{array}{cccccccccccccccccccccccccccccccccccc$			
	$A = \begin{bmatrix} 1 & 1 & 0 & 0 & 0 & 1 \\ 0 & -1 & 1 & -1 & 0 & 0 \\ -1 & 0 & -1 & 0 & -1 & 0 \end{bmatrix}$			
Option A:				
Option B:				
Option C:				
Option D:				
8.	For $t = 0^-$ i.e. At initial condition inductor and capacitor are and respectively.			
Option A:	Short circuited, Open circuited			
Option B:	Open circuited, Short circuited			
Option C:	Short circuited, Short circuited			
Option D:	Open circuited, Open circuited			
•				
9.	If the graph consists of 4 nodes and 6 branches then the number of twigs and			
	number of links are and respectively.			
Option A:				
Option B:	4, 4			
Option C:	3,4			
Option D:				
option D.				
10 theorem states that any two terminals of network can be				
10.	equivalent Voltage source and an equivalent series resistance.			
Option A:	Maximum power Transfer			
Option B:	Thevenin's theorem			
Option C:	Norton's theorem			
Option D:	Duality theorem			
Option D	Deminy invoicin.			

Q2 (20 Marks)	Solve any Four out of Six	5 marks each
A	Find the Mesh Currents in the Network Shown- $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$\mathbf{B}_{\mathcal{O}}$	Find the Norton's equivalent Network-	



3	Q3	Solve any Two Questions out of Three	10 marks each
000	(20 Marks)		
100 C	A	Find the Network Functions $\frac{V1}{I1}$ , $\frac{V2}{V1}$ and $\frac{V2}{I1}$	for the Network -

